

July 2009

FDMC7680

N-Channel Power Trench[®] MOSFET 30 V, 14.8 A, 7.2 m Ω

Features

- Max $r_{DS(on)}$ = 7.2 m Ω at V_{GS} = 10 V, I_D = 14.8 A
- Max $r_{DS(on)}$ = 9.5 m Ω at V_{GS} = 4.5 V, I_D = 12.4 A
- High performance technology for extremely low r_{DS(on)}
- Termination is Lead-free and RoHS Compliant





General Description

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench® process that has been especially tailored to minimize the on-state resistance. This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.

Application

- DC DC Buck Converters
- Notebook battery power management
- Load switch in Notebook





www.DataSheet4U.com

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

MLP 3.3x3.3

Symbol	Parameter		Ratings	Units	
V_{DS}	Drain to Source Voltage			30	V
V_{GS}	Gate to Source Voltage	±20	V		
	Drain Current -Continuous (Package limited)	T _C = 25 °C		18	
I _D	-Continuous	T _A = 25 °C	(Note 1a)	14.8	Α
	-Pulsed			45	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	72	mJ
P _D	Power Dissipation	T _A = 25 °C	(Note 1a)	2.3	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	53	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC7680	FDMC7680	MLP 3.3x3.3	13 "	12 mm	3000 units

Units

Electrical Characteristics $T_J = 25 \, ^{\circ}\text{C}$ unless otherwise noted

Parameter

Off Char	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, referenced to 25 °C		15		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$ $T_{J} = 125 \text{ °C}$			1 250	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = 20 V, V _{DS} = 0 V			100	nA

Test Conditions

Min

Тур

Max

On Characteristics

Symbol

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.2	2.0	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		-6		mV/°C
	V _{GS} = 10 V, I _D = 14.8 A		5.8	7.2		
rno()	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 12.4 \text{ A}$		7.3	9.5	mΩ
r _{DS(on)} Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 14.8 \text{ A}$ $T_J = 125 ^{\circ}\text{C}$		7.4	9.2	11152	
9 _{FS}	Forward Transconductance	V _{DD} = 5 V, I _D = 14.8 A		68		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V -45 V V - 0 V	2145	2855	pF
C _{oss}	Output Capacitance	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz	770	1020	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1 1/11/12	75	115	pF
R_g	Gate Resistance		0.5		Ω

Switching Characteristics

Turn-On Delay Time			12	22	ns
Rise Time	V _{DD} = 15 V, I _D = 14.8 A,		4	10	ns
Turn-Off Delay Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		25	40	ns
Fall Time			3	10	ns
Total Gate Charge	V _{GS} = 0 V to 10 V		30	42	nC
Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 15 \text{ V}$		14	19	nC
Total Gate Charge	I _D = 14.8 A		7		nC
Gate to Drain "Miller" Charge			4		nC
	Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Total Gate Charge	Rise Time $V_{DD} = 15 \text{ V, } I_{D} = 14.8 \text{ A,}$ $V_{GS} = 10 \text{ V, } R_{GEN} = 6 \Omega$ Fall Time $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $Total Gate Charge V_{GS} = 0 \text{ V to } 4.5 \text{ V} Total Gate Charge V_{GS} = 0 \text{ V to } 4.5 \text{ V} V_{DD} = 15 \text{ V} V_{DD} = 15 \text{ V} V_{DD} = 14.8 \text{ A} V_{DD} = 14.8 \text{ A} V_{DD} = 14.8 \text{ A}$	Rise Time $V_{DD} = 15 \text{ V, } I_{D} = 14.8 \text{ A,}$ $V_{GS} = 10 \text{ V, } R_{GEN} = 6 \Omega$ Fall Time $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $Total Gate Charge V_{GS} = 0 \text{ V to } 4.5 \text{ V} Total Gate Charge V_{GS} = 0 \text{ V to } 4.5 \text{ V} Total Gate Charge V_{GS} = 0 \text{ V to } 4.5 \text{ V} V_{DD} = 15 \text{ V} V_{DD} = 14.8 \text{ A} V_{DD} = 14.8 \text{ A} V_{DD} = 15 \text{ V} V_{DD} = 14.8 \text{ A}$	Rise Time $V_{DD} = 15 \text{ V, } I_D = 14.8 \text{ A,} $ $V_{GS} = 10 \text{ V, } R_{GEN} = 6 \Omega$ $V_{GS} = 10 \text{ V, } R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{DD} = 15 \text{ V, } I_D = 14.8 \text{ A,}$ $V_{DS} = 10 \text{ V, } R_{GEN} = 6 \Omega$ $V_{CS} = 0 \text{ V to } 10 \text{ V}$ $V_{DD} = 15 \text{ V}$ $V_{DD} = 15 \text{ V}$ $V_{DD} = 14.8 \text{ A}$	Rise Time $V_{DD} = 15 \text{ V}$, $I_D = 14.8 \text{ A}$, 4 10 Turn-Off Delay Time $V_{GS} = 10 \text{ V}$, $R_{GEN} = 6 \Omega$ 25 40 Fall Time 3 10 Total Gate Charge $V_{GS} = 0 \text{ V to } 10 \text{ V}$ 30 42 Total Gate Charge $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 15 \text{ V}$ 14 19 Total Gate Charge $I_D = 14.8 \text{ A}$ 7 Gate to Drain "Miller" Charge 4 4

Drain-Source Diode Characteristics

V _{SD} Source to Drain Diode Forward Voltage	Source to Drain Diode, Forward Voltage	V _{GS} = 0 V, I _S = 14.8 A (Note 2)		0.84	1.2	V
	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.9 A (Note 2)		0.73	1.2	v
t _{rr}	Reverse Recovery Time	I _E = 14.8 A, di/dt = 100 A/μs		34	54	ns
Q _{rr}	Reverse Recovery Charge	- 1 _F - 14.6 A, α//αt - 100 A/μs		15	24	nC

^{1.} R_{0JA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



a. 53 °C/W when mounted on a 1 in² pad of 2 oz copper



b.125 °C/W when mounted on a minimum pad of 2 oz copper

^{2.} Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0 %. 3. E $_{AS}$ of 72 mJ is based on starting T $_{J}$ = 25 °C, L = 1 mH, I $_{AS}$ = 12 A, V $_{DD}$ = 27 V, V $_{GS}$ = 10 V. 100% test at L = 3 mH, I $_{AS}$ = 5.7 A.

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics T_J = 25 °C unless otherwise noted




Figure 13. Transient Thermal Response Curve

www.DataSheet4U.com

2.37 MIN SYM

RECOMMENDED LAND PATTERN

2.15 MIN

0.70 MIN

0.42 MIN

(0.45)


(0.40)


0.65-


(0.65)

Œ

Dimensional Outline and Pad Layout







BOTTOM VIEW

NOTES:

- A. DOES NOT CONFORM TO JEDEC **REGISTRATION MO-229**
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. DRAWING FILE NAME: MLP08XREVA
- E. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ $CROSSVOLT^{\text{TM}}$ **CTL™** Current Transfer Logic™ EcoSPARK®

Fairchild®

EfficentMax™

EZSWITCH™ *

Fairchild Semiconductor® FACT Quiet Series™ FACT[®]

FAST® FastvCore[™] FETBench™ FlashWriter® *

F-PFS™ FRFET®

Global Power ResourceSM Green FPS™ Green FPS™ e-Series™ Gmax™

GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MIČROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™

PDP SPM™ Power-SPM™

OPTOLOGIC®

OPTOPLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™

OFET QS™ Quiet Series™ RapidConfigure[™]

Saving our world, 1mW /W /kW at a time™ SmartMax™ SMART START™ SPM® STEALTH™

SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ Sync-Lock™

SYSTEM ®

The Power Franchise® bwer'

TinyBoost™ TinyBuck™ TinyLogic[®] TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT™* μSerDes™

UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ XSTM

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably www.DataSh expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification Product Status		Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 140